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In 18^3, Moses B. Fanner patented a system for the transmission
of several telef^raph messages over a single line, by the allocation of
independent intervals of time to the transmission of each message.
This was the birth of time division multiplex as we know it today. In
1920, John R. Carson demonstrated the sampling theorem, as it is now
known, showing that by sampling a signal at a rate slightly in excess
of two times the highest frequency contained, all the information
required to reproduce the signal was present. This specified the
sampling rate as it is presently used. Various time division
multiplex systems were developed during the following years, but with
the advent of the transistor, new emphasis was placed on these systems
in an effort to construct portable time division multiplex terminals.
Application was impractical until 19^1 when junction transistors
appeared and quantity production with uniform characteristics of this
type and the older type of point contact transistor became possible.
The transistor features of low power drain, high efficiency, ruggedness,
long life and small size made a portable system feasible.
This paper presents a system, different, to the writer's knowl-
edge, from any heretofore used for producing a Pulse Amplitude
Modulated, Time Division Multiplex signal. The design considerations
and resulting performance of a breadboard model are discussed. Several
of the equipment features, and in particular one feature, have shown
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enough promise to warrant further investigation towards possible
future application to military equipment. The material contained in
this thesis is largely based on work performed under a U.S. Army
Signal Corps contract #DA36-039--SC-6l4U59, Time Division mitiplex
Systems, at the laboratories of the Engineering Products Division,
Radio Corporation of America, Camden, New Jersey during January,
February and March, 19^5
•
The writer wishes to acknowledge the guidance and encouragement
afforded him during this period by the following members of the Radio
Corporation of America, Engineering Staff: Dr. H. J. Woll, Mr. K. E.
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Ig - Emitter current
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R]3 - External base resistance
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- Most negative emitter potential in the curve
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In Time Division Multiplex Systems, PAH plays a large role since
it may be the output signal or it may be used as an intermediate step
in the generation of PWI4 or PPM. There are two major functions to
perform in producing PAM: generation of channel periods and genera-
tion of amplitude modulation during those periods. Before such a
system can be designed, the number of channels and the highest fre-
quency to be transmitted must be specified. The system to be described
in this paper (Figure 1 shows a functional block diagram) employs
:
two closed ring coimter circuits whose outputs are matrixed together
to provide the channel periods, recurring at a sufficient rate to
ensure adequate sampling of the voice channels; and 21+ single tran-
sistor audio gates activated by these channel periods to provide the
PAM. The closed ring counters have output periods accurately controlled
by a divided down, crystal controlled frequency and are ensured of the
presence of only one pulse in the ring at any time. The matrix is a
passive device, and, therefore, cannot affect the timing accuracy
derived from the crystal oscillator. The gate circuit has a period
controlled by the pulse from the matrix, distorts the sampled output
by less than one per cent over three-fifths of its period, and
exhibits extremely small output when the audio is not present.
Detailed attention is not paid to the circuits driving the ring

counters as they are fairly conventional and did not require extensive
design effort. The system achieves a reduction in the number of tran-
sistors employed by previously desi,p;ned systems, and a simplicity of
circuits J both of these generally increase reliability.
Transistors are well suited for rinn; counter operation. The ring
counter has crystal controlled timing accuracy and will be more accu-
rate than a corresponding delay line circuit with its buffer amplifiers,
where all channel widths are controlled by a single pulse. The counter
scheme employed is a closed ring system switched by turn-off pulses.
A common terminal circuit prohibits more than one transistor being on
at a time.
Matrices have commonly been used in computers for the generation
of timing signals, resulting in a greater number of outputs than the
number of driving units. For example: ten transistors arranged in a
ring provide ten outputs, whereas the outputs of four transistors and
six transistors matrixed together provide 2lj. outputs. This greater
number of outputs is achieved at a cost in output amplitude . The
matrix employed uses all resistances, which must be large to provide
isolation between the rings. It is inherently more reliable than a
matrix using diodes.
Semiconductor gates are generally composed of diodes and provide
excellent isolation at the price of high driving power. The single
transistor, symmetrical gate of this paper, has an extremely low
insertion loss to the audio signal and is essentially distortionless.

Operation is along the forward and reverse collector voltage saturation
line giving good linearity under operation conditions, and extremely
small output when no audio is applied. The grounded emitter connection
of a junction transistor is employed for low input current requirements,
resulting in very low current drain from the matrix and, therefore,
from the ring counters.
PROBLEM AND POSSIBLE SOLUTIONS
In time division multiplex, the modulation is generally accom-
plished in one of the following three ways : PAM, PW1, or PPM. In a
time division PAM system there are two main problems: the generation
of a timing interval, and the generation of modulation in that interval.
The sampling rate is fixed by the highest audio frequency to be used
and the channel interval determined from modulation considerations.
For the particular application at hand, the highest audio frequency is
considered to be 3^00 cycles per second. Since at least two samples
per cycle must be taken, the sampling rate was chosen as 8.33 kcs.
This sampling rate must be fixed. Tlierefore, the basic oscillator
frequency should be very stable. The necessity of synchronizing the
local oscillator in the receiver places an additional roquirement upon
the oscillator frequency stability. The timing accuracy can be derived
from a 200 kc crystal oscillator and 2k channels can be taken from this
basic frequency after frequency division, resulting in a channel

interval of five ^isec occurring once every 120 [isecs. The interval
length must be accurately controlled since a vjide interval will increase
cross modulation in the next channel. During this interval, the output
is a pulse. It is required that, in the condition of no modulation,
the pulse output for a channel be of a fixed amplitude.
There are two broad ways to generate the timing interval: first
by sine wave, and second by pulse. Figure 2 shows a method employing
a sine wave. The sine wave travels down a fixed phase shift RC line.
There are 2li channel outputs, each channel separated in phase by 1^
degrees. There are 12 RC networks in the line, each network having
one tap. This tap is an output for the traveling positive half cycle
of the sine wave input for 12 positions. The transformer in the output
of this tap inverts the signal to give the same polarity output for the
remaining 12 channels when the oscillator input is traveling on the
negative half cycle. Figure 3 shows a lumped constant LC delay line
for producing the 2I4. channel output. Each channel output is separated
1^ degrees in phase from the adjacent channel output. The output at
channel number 12 is returned to the input through a transformer and
an amplifier, or that at channel number 2ii is returned to the input
through an amplifier and the arrangement becomes an oscillator. The
frequency of the oscillation is set by variable inductance, controlled
by d-c current flow through the iron core inductors. Figure h shows a
pulse application, controlled width 2k stage open ended counter for
generation of the timing interval. The 200 kcs oscillator drives a

pulse generator which in turn drives a master flip-flop. The two out-
puts of this master flip-flop are used as turn off signals on the stages
of the step counter. A pulse is started in the step counter in an
arrangement which consists of a ^12 chain driving a gate. The output
of this gate enables the first stage of the step counter. This is
called a set signal arrangement. The outputs of this counter are used
to drive 2k separate gates v/hose outputs are summed together for the
multiplex wave train output. Figure 5 shows a variation of the
applications in Figure k in that a closed ring counter is used in
place of the open ring counter. The counter arrangement must be such
that one unit is on at all times to initiate the ring action. Figures
6a and 6b use a matrix to combine the outputs of two ring counters.
Arrangement is such that only one unit of each ring can be on at a
time. The matrix outputs drive gates whose outputs are sutraned in the
load. The voltage across the load is the multiplexed wave train. As
sho>m in Figure 6a, the four by six matrix requires tv/o drives, one
for each closed ring counter. The three by eight matrix, shown in
Figure 6b, requires only one drive. This drive is for both the three
ring and the eight ring. In either event, the turn off pulse feature
utilized in Figure k is employed. Either matrix of Figure 6 requires
that the pick off circuit, in this case the gate circuit, be able to
differentiate between two different voltage levels. This is because
the poles of the matrix have present both, one or no ring output
signals. Figure 7a shows a one matrix timing interval generator

employing three two-transistor flip-flops which divide by two and one
four transistor flip-flop which which divides by three. The outputs
of all these flip-flops are matrixed together in one large matrix.
The pickoff circuit in this case must be able to differentiate between
the levels of five outputs and six outputs. In Figure 7b, the same
flip-flops drive three > iratrices. In each matrix, it is required that
the output pickoff circuit be able to distinguish between levels of
zero, one and two. Figure, 8 shows non-controlled width, timing inter-
val generation. An oscillator drives a pulse generator whose output
drives a 2]^ output delay line, with delay equal to five ^sec.
A method of generating pulse amplitude modulation is to use 2k
audio gates and one common load. The audio gates each receive the
five |,isec sequenced intervals and pass audio producing five p.sec
samples of the audio waves. Each five |isec sample has a repetition
rate of once every 120 [isecs.
CHOSEN SOLUTION
The solution chosen, for a system to generate the multiplex wave
train, is as follows: an oscillator and pulse generator arrangement
drives a flip-flop; the output of this flip-flop drives a six trans-
istor ring cotinter (Figure 10) and another flip-flop; the output of
this second flip-flop drives a four transistor ring counter ^ these
ring counters both feed a four by six matrix (Figure 9) y the 2k matrix

outputs control 2k symmetrical series gates (Figure 11) j the outputs
of these series gates are taken in common to the load where their
addition is the multiplexed wave train.
The four by six matrix consists entirely of resistances and gives
2k separate outputs one at each pole of the matrix. Since there are no
active or non-linear elements in the matrix, it is inherently reliable.
Diodes in a matrix, though commonly used, can fail. The result of
using diodes is essentially isolation and this is achieved in this
solution by the gating device. The matrix outputs are of levels zero,
one and two as opposed to the levels zero through six occurring in the
matrix associated with the two, two, two and thi'ee divider arrangement.
The fact that the entire output at each matrix pole is not useable due
to the biasing of the gating device may appear to be a disadvantage.
This is not the case, however, since it would be impossible to use the
entire collector current of the rings and still retain enough current
to drive the next transistor of the ring into conduction. This would
not be the case if only voltage levels were required. In transistor
work currents must be supplied and this loads the ring collectors.
Since it is not desirable to drain much current out of the ring
collectors, high matrix resistance values must be employed. This will
afford good isolation between collectors, will produce a current out-
put to the load, and a linear addition is obtained in the load equiv-
alent resistance.
In the ring counters, point contact transistors are used requiring

only half the number of transistors as would be required had junction
transistors been used. The point contact units are admirably suited
to counter application in that they exhibit good high frequency char-
acteristics (fast rise and fall times). The use of the common emitter
line and common emitter load eliminates the requirement of a reset
signal. In the three by eight ring-matrix combination both rings are
driven from the master flip-flop. At first glance this would appear
to be a better system, however, the longer ring is less reliable. In
the four ring by six ring arrangement, the four ring is driven by the
master flip-flop. Increased reliability results from the use of a
ring consisting of two less units since the combined back impedance of
the off transistors will tend to lower the impedance of the emitter
supply source /^__7. It is felt that the disadvantage of two drive
circuits is relatively! unimportant as compared to the increased
reliability. There is a saving of one transistor by using the four by
six arrangement in preference to the three by eight arrangement. Point
contact transistors are generally not as uniform nor as reliable as
junction transistors, however, a saving of one transistor in each
counter stage results from their use.
The symmetrical series gate employing a symmetrical transistor
was chosen in preference to a syminetrical shunt gate or a diode gate.
The use of a symmetrical gate results in low loss to the^ audio signal
while passing through the gate. The gate can be reverse - biased to act
as an effective diode eliminating the need for isolating diodes between

it and the matrix output. The syranetrical feature has the advantage
of giving no output when no audio input is present even though a pulse
is applied to the input circuit. The series gate has an inherent
advantage over the shunt gate in that it can feed a comrion load. The
shunt gate cannot feed a common load unless an additional "or" gate
is inserted in common in the outputs. The isolation afforded to the
matrix by reverse biasing the gate results in a load applied to the
collectors of the ring counters only at an output level which is above
the minimum required to perpetuate the count in the closed ring. The
positive pulse matrix output dictates the use of N-P-N transistors in
the series gates since only in saturation will the series gate be low
loss to the audio signal. An N-P-N transistor exhibits adverse storage
effects when coming out of saturation and this results in cross-
modulation since the pulse trails off into the next channel. A high
frequency P-N-P symmetrical transistor could be employed with a negative
pulse matrix output, were one available. The need for a high frequency





The oscillator is a crystal controlled, feedback type, f^rounded
base stage with a grounded collector stage in the feedback path for
impedance matching flOj of the grounded base output to its input, as
shown in P'igure 12. The" output of the oscillator is taken across a
high impedance tuned load. The input signal is taken from this point
and a-c coupled to the high impedance input of the grounded collector
stage. The low impedance output of the grounded collector stage feeds
the low impedance input of the grounded base stage through a series
connected, 200 kcs. crystal. Since the grounded collector circuit
provides no voltage gain, its entire purpose is impedance transforma-
tion for efficient feeding of the grounded base stage. The grounded
base stage supplies the entire output. D-c stabilization, to protect
against changes in I^,q and temperature, is provided in each stage by
(l) a 100 KJ^ resistor from base to collector supply in the grounded
collector stage (2) a ten K A resistor to the collector supply and
a 2.7 K ii resistor to ground from the base of the grounded base
stage. Direct current bias setting of the grounded base stage is
provided by the ten K H and one K n (from emitter to ground) resistors
in the grounded base stage. This results in class C oscillator
operation into the tuned load. The circuit is designed for N-P-N
10

junction transistors operating at collector voltage of +20 volts.
Texas Instrument Silicon junction transistors, having very small I^q
and needing only the simplest fom of d-c stabilization, were used.
The circuit performed equally well with a random group of silicon
types 901, 90U, 90i4A, and 905 transistors.
The crystal frequency was 200 kilocycles. An output load of
ten K ft reduced the output voltage by two db and a two K n load was
the heaviest that could be used and still obtain satisfactory opera-
tion. The open circuit output voltage was l6,5 volts peak-to-peak
for a collector supply of 20 volts. The output amplitude was flat to
within one db under temperature conditions from -60*^0 to +70°C. A
seven cycle frequency shift was observed over this temperature range.
A six cycle frequency shift resulted from changing supply voltages
from five volts to 23 volts.
Though the circuit uses two transistors instead of the one
normally necessary for an oscillator, it is deemed worthwhile in
cases where extreme reliability is required. The feedback path




The pulse generator is an overdriven amplifier followed by a
peaking and clipping circuit, A grounded emitter stage (Figure 13)
is used to provide current gain at small driving current input with-
out mismatching the oscillator output during the period when the
11

amplifier is not saturated by the overdriving base signal. The
stage is d-c stabilized by a 8.2 K XI resistor from the base to ground
and employs a Texas Instrument 900 series silicon N-P-N transistor
at a collector supply potential of +20 volts. The peaking is accom-
plished by a shunt connected inductance in preference to a series
capacitor to provide a wider pulse output. The negative signal from
the collector, when the transistor goes on, is passed to the load,
while the positive signal resulting from the transistor cutoff is
shunted to ground by a diode. The diode is a silicon unit, chosen
for its extremely high back resistance and relatively low forward
resistance. The output is a series of negative pulses occurring
with the positive swing of the oscillator output. The output wave-
form base line is diode clamped to ground. Sufficient isolation
between the oscillator and the following flip-flops is achieved by
the pulse generator.
The open circuit output was 6,8 volts peak and the output to an
a-c coupled two KH load was U,8 volts peak. The output rise time
was 0.2 [.isec. and the fall time was 0.35 ^j. sec. Total base line
pulse width was 0.6 [jsec. The value of the pesiking inductance was
not critical, the same output occurring for values greater than
1^00 n h.
3. Flip-Flops
The four transistor flip-flop (Figure lU) is used in preference
to a two transistor flip-flop because of its increased reliability.
12

Grounded collector stages are used in the cross-coupling network
for impedance transformation in the same manner as was the second
stage in the oscillator. The presence of the grounded collector
stages reduces the collector loading introduced by the cross-coupling
capacitors. Low impedance outputs are available at the emitters of
these stages but these outputs proved to be insufficient to drive
the following circuits and additional grounded collector stages were
inserted after the collector outputs of the flip-flop. D-c stabiliza-
tion of the grounded emitter stages is provided between collector and
base by the "emitter follower" action of the grounded collector stages.
The cross-coupling capacitors are large enough to provide regeneration
without introducing undue loading effects on the collectors of the
grounded emitter stages. All transistors are P-N-P high frequency
junction transistors. A negative input trigger is applied simul-
taneously to both bases of the grounded emitter stages and the
action is to turn the "off" unit on. This negative trigger on the
base of the "on" unit is overcome and exceeded by the positive going
signal coupled from the "off" collector as it is going on. Positive
triggers could be used for turning the "on" unit off but this would
require a larger trigger since the "on" unit is in saturation.
Driving out of saturation requires increased amplitude to overcome
the saturated effect. Feeding in a current trigger is accomplished
by the 3.3 K A series resistors in the input lines.
Experimental, high frequency, P-N-P junction transistors are used
13

to achieve reasonable rise and fall times. The rise time was
0.3 usee, and the fall time was 0,5 tisec. The output collector
amplitude on the grounded emitter stage was 16,$ volts peak for a
collector supply of -20 volts.
ii. Emitter Followers (Grounded Collector Stage)
The emitter followers (Figure 15) serve the function of: (a)
impedance matching the output of the flip-flop to the low impedance
input of the ring and (b) isolating the flip-flops from the ring.
They have no volta^^e gain but provide current gain. The sharp,
positive going leading edge of the flip-flop output is obtained by
series capacitor peaking with the negative spike blocked by a diode.
The series of positive spikes is reproduced in the output of the
emitter follower with the same polarity at essentially the same
amplitude by a current dependent on the load requirements. The rise




DISCUSSION (^F CKXSED RING COUNTERS
The action of any point contact, single transistor circuit,
whether bistable, monostable or astable, depends upon a region of
negative resistance shown in the transistor characteristics, for
example, the V^ vs. I curve, /f67. This characteristic is shown in
Figure l6. Generally the transition from cut-off to negative resis-
tance is sharply defined, whereas that from negative resistance to
saturation will be gradual dependent on the transistor parameters
and the type of transistor. The slopes of the negative resistance
and saturation regions of this curve depend on values of the external
base resistance and the collector load resistance /l_7» The zero
emitter current point of the curve is determined by the voltage
resulting from I flow through r, and R. , together with any external
base bias supply used.
The equivalent circuit for the cutoff state is shown in Figure 17,
r^~J , In cutoff, the transistor operating point lies on the curve of
r at a point set by the value of -E . The trigger on requirement
is Egg minus I (Ru + r, ), Figure l6. VJhen this trigger-on
requirement is exceeded, the transistor goes into the regenerative
transition region and rapidly moves into saturation. Operation
stabilizes at a point determined by the intersection of the load line
for Rg drawn from the cutoff operation point. The trigger-off
requirement is Eg, as seen in Figure 16. The equivalent circuit for
15

saturation is shovm in Figure 18. Operation in the saturation region
is not advantageous in pulse applications due to the storage phenomenon
which causes a delay in the trailing edge of the step of collector
current (in response to an off-trigger signal)
_/fB_7» This effect is
much less pronounced in point contact transistors than in junction
transistors, but is still objectionable, ranging up to two [i sec.
under heavy saturation H^J*
There is, however, a way to keep the transistor from becoming
saturated by choosing a value of R such that the emitter load line
will intersect the N curve in the transition region as shown in
Figure 20 /^ /• With this tj^je of operation, a non-linear emitter
load is often employed, as in Figure 19. The "on" trigger requirement
now becomes E^v^ - I^ (R, + r ) -V „„ and the off trigger requirement
is
-Von? as shown in Figure 20 /fB_7»
Suppose that it is desired to place a number of these flip-flops in
a closed chain to give a sequenced pulse output. This can be readily
accomplished with a ring counter arrangement such that one transistor
going off turns the next transistor on and the "on" operating con-
dition is transferred around the ring. For accurate timing of the
periods of "on" operating condition, a series of turn-off signals may
be applied to the inputs of all transistors. If this were accom-
plished by pulses applied to all inputs of a closed ring, the
transistor which receives the "on" signal from the previous off-going
transistor Xirould simultaneously receive an "off" signal. This can be
16

avoided by differentiating the two outputs of a flip-flop and using
them as turn-off signals to be applied to alternate inputs of the
transistors in the closed ring /9_7» Only one transistor is on in
the ring at a time. In the ordinary counter scheme, means for having
this is provided by a reset signal. This can be avoided by using a
comraon emitter impedance (figure 10), such that the current flow in
the "on" transistor causes a reverse bias on the remaining transistors,
cutting them off. The emitter line potential remains fixed due to
one transistor being on at all times.
V/hen polarizing potentials are applied, action is initiated by
the emitter supplji^ voltage which is of such a polarity that it applies
forvard bias to all transistors. Vihen a unit conducts there is an
immediate drop across the common emitter impedance, causing the
common emitter line to be reversed biased relative to the bases of
all "off" transistors. The action is instantaneous. Due to a^^
greater than one, the collector current will exceed the emitter
current and, being in the opposite direction, will cause the base of
any "on" transistor to go negative. The base of any "off" transistor,
on the other hand, will remain at the cutoff operating point. Since
there is a small resistance between emitter and base for an "on"
transistor (= r^g + rv^o)> the potential of the common emitter line
will be slightly positive with respect to the base potential of the
"on" transistor. Two transistors cannot come on because the external
emitter resistance prohibits saturation and limits the flow of I^
17

(c) The values of E and R determine the "on" state operating




(d) The values of E^j^, and R- will set the amount of output swing
available as seen in the collector characteristics for the
"on" state operating Ig.
For uniformity of voltage levels throughout the multiplex equip-
ment, E ^ = -20 volts and E = +20 volts were chosen. From the
collector characteristics, Figure 22, a value of R = 2.2 K A gave
sufficient output and did not limit the maximum permissible Ig to too
sm.all a value. E, , may assume any value required for back biasing the
diodes into the "off" state but it should be small enough so as
not to require large driving circuit output voltage. ^\^ ~ ^ oi^e
volt was chosen. Since operation is to be in the transition region,
a point on the collector characteristic must be chosen for the "on"
state. Because R, is common to the input and output circuits, the
current flow through it in the "on" state is lu = (I^ - I_) and
this acts to reduce V^c to V^^ - (I^ - I^) R^^ = V^^ - I^ ( a-l)/( <i.)\\.
This can be represented on the characteristics by a line for
V = I ( a-l)/( <i )R, . The siim of points on this line and points on
the volta!;e saturation line (the line on the collector characteristics
indicating the limiting approach of V. towards zero potential without
reduction of input current) represents the new saturation condition
as shown in Figure 22. The operating point is on the 2.2 KA load line
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and is in the transition region between the adjusted saturation lino
and cut-off. The choices of Rg and R^ were then made on a trial
basis because there are three factors to consider: The value of Ry^
will determine the shape of the N curve, with R and E already
c cc
chosen; The I„^ (read from Figure 22 for the E and R„ chosen) flow
' CO ^ - cc c '
through R]3 and r^ will set the "off" operating point of the curve
relative to E^^^j and the Rg load line must cross this curve at the
value of I chosen from the collector characteristics for the "on"
operating point. Rg = 18 K n and R, = one KA were chosen to match
the Ig = 1,2 ma and I =1,2 ma. selected on the collector curve.
The N curve for the chosen values of R^ = 2.2 K£L , R^ = one KA
,
V„^ = -20 volts were taken for five 2rJ22 transistors and an average
cc °
curve constructed for design work, Figure 23» Values picked off the
curve are:
IpQ = 1.2 ma, IgQ^=1.2ma., I^^^ = U.7 ma.
Vboff - %b - Ico ^b = - 0-2 volts.
Xn = ^bb ^ (le 'h^ %" 2-5 ^°1^^
Vp and =Vb +I^(rfi +^>^)
^on off "on e ^ eg b^
The data sheet gives r-j^-j^= r +r,» 250 ^
Vp and
_
= - 2.$ + 1.2 (|^-) = - 2.2 volts®on off 1000
Figure 21, showing the transistor equivalent circuit for the "on"
operating condition in the transition region /l_7> is used in arriving
at the above equations. Since the emitter potential in the "on" and
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"off" states is constant, it operates as a load line on the N curve
similar to the load line for a perfect non-linear emitter load. As
shovm in Figure 23* the operating path goes between the cutoff region
curve and the Rg load line at V - E, , =*-3«2 volts. The required
turn-on trigger is then equal to V peak - Vg = + 0,8 volts on the
emitter. The turn-off trigger required on the emitter is V^ ^^^ -
Vg Q^ - Vg peak = + 1.5 volts. These same potential changes will
cause the change in state when they occur, with opposite polarity,
on the base.
The emitter follower vihich drives the turn-off bus is shown in
Figure 15 • It has an open circuit output of + ten volts peak ampli-
tude. At the peak of the output waveform, the unloaded output circuit
is essentially that shown in Figure 25. The available output current
is 2.97 ma. The load on the emitter follower is only the "on"
transistor since the 68 Kfl resistors and their series diodes set the
emitter follower output base line at V]^ q^^ = - 2.5 volts. The
available turn-on pulse, determined from a ring collector equivalent
output circuit, shown in Figure 21;, is 2.U1 volts peak. The excess
trigger voltage furnished is then l,6l volts peak. The available
turn-off pulse, determined from the emitter follower equivalent
circuits, rhown in Figure 25 for no-load and in Figure 26 for an "on"
ring transistor load, is 2.29 volts peak. The excess trigger voltage
present is 0,79 volts peak.
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RESULTS AMD CONCLUSIONS FOli CLOSED Rim COUhTERS
Typical four transistor counter and six transistor counter output
































The basic limitation of this circuit, realizing one can build
drive circuits which can meet the turn-off trigger requirement, is
the variation of I^^q. In a sample of 25 2N22 transistors, the
average I ^ measured was 1.7U ma. and the extreme values were 2,3 ma,
and 1.0 ma. This is a serious limitation on the 2N22 (I698)
transistor because I may vary with age and will vary widely with
temperature. Increasing temperature will increase Ico> which will,
in turn, further increase the temperature leading to a regenerative
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action [l\J * The limitation, as far as the ring counter is concerned,
lies in the fact that the voltap;e I^q (R^, + r^.,) determines the "on"
trigger requirement at the base of the "off" unit. A larger I^_
makes it more difficult to trigger "on" since 1^^ R^ is of different
polarity than the trigger. If a transistor with high I is placed
in the circuit with a n\imber of roughly equal I units, it could not
be triggered "on" by the available turn-on pulse amplitude. With
transistors of roughly equal I^q in use, operation can be achieved
by varying Rg. Data was taken to show the position of the valley of
the N curve for the selected R^, R and E . The range of variation
of the valley is shown as a dotted rectan^^le on Figure 23. This sets
a limitation on the smallest value of Rg used to keep the transistors
out of saturation, avoiding storage which will delay the cutoff time
and cause pulses of unequal width in the output. The upper limit
on the value of Rg used is set by the turn-on pulse amplitude required,
which varies with the value of I_ . I_ is determined by lo
^on "^on "^on
which, in turn, is determined by the Rg load line. The amplitude of
the output can be increased by increasing R , decreasing the value of
Rg or increasing the value of Vgg to the point where a transistor
goes into saturation; since saturation will pose serious limitations
on the mi ^imam turn-off amplitude required fhj » In conclusion,
the circuit will fail in high temperature operation because of
increasing I and requires the use of transistors whose I is close
to the average value stated in the manufacturer's data. This I^^
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limitation could be overcome to some extent by using RCA 2N32





DISCUSSION OF GATE CIRCUIT
The gate circuits are to be 2U in number, one for each matrix out-
put. The gate is to open in response to the matrix signal during its
five i^sec period. Use of a single transistor as a gate was considered
and many possible schemes were devsloped. Several important considera-
tions apply to the gates in general and they will be mentioned before
considering the individual gates.
There are two main types of gates: the series switch device and
the shunt switch device. The series sv/itch is one which opens in
response to the input signal and lets the audio through to the load.
The shunt switch is one which shunts the audio away from the load
until the input signal opens the switch and the audio must flow to
the load. Aside from various practical reasons, there is nothing
which would cause one type to be preferable to the other, assuming
that the resistance representing the loss is constant across the
non-conducting switch.
Since the enabling pulse is of five tisec duration, and it is
desirable to obtain an output of exactly the same diuration in view of
the cross-talk problem, the transistor used should be high frequency.
Further, it is desirable to use a junction transistor in the majority
of operations because it requires low current drive and is more
reliable at the present time /~5 7 l~^ 7» When a square pulse is
25

applied to the input of a transistor, tte output will exhibit several
detrimental effects, dependinj^ on the hip^h frequency response of the
transistor and the values of components in the external circuitry.
One effect is the rounding of one edge of the output pulse due to the
shunt capacity of the transistor and wiring to ground. This effect is
shown in B'igure 27 • When a transistor is driven into saturation, it
becomes a low impedance device and when driven into cutoff, a high
impedance device /~7i /• I^ ^ P-N-P transistor, the positive going
output signal is obtained when the transistor is turned on and driven
towards saturation. Since the transistor is a low impedance device
when saturated, the RC time of charge decay is very small and the edge
is essentially square. When a P-N-P transistor is turned off and goes
into cutoff, it is a high impedance device and the RC time of charge
decay is large giving rise to a rounded trailing edge. In the II-P-N
transistor, the same effect occurs. The difference lies in the fact
that the poor negative going edge of a P-N-P transistor is, time-x\rise,
at the same location as the good negative going edge of an N-P-N
transistor for a given polarity of input pulse. One type of gate will
be preferred to the other to reduce cross-modulation since it is unde-
sirable to have the poor edge decaying into the next channel. A second
effect is the rounding of the leading edge of the output pulse. This
is observed at the same time in N-P-N or P-N-P transistors and is due
to the diffusion time lag represented in an equivalent circuit by the
charging up of the series capacity associated with the input circuit
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P~N junction /3 7* The discharge of this capacity in tne equivalent
circuit is through the junction equivalent resistance and hence depends
on the high frequency characteristics of the transistor. A third
effect is known as the storage phenomenon /~U /• During saturation,
the minority carrier density in the base region increases and at the
time of the switching signal this density provides a continuing
diffusion current flow causing the switching of the output waveform to
lag that of the input. The storage time is influenced by any factor
which effects the recombination rate of the minority carriers in the
base region.
The gate output must be dependent only on the audio level and not
on the size of the input pulse. This is necessary since the output of
the gate is PAM and the size of the neighboring pulse on any matrix
pole will be a function of the two particular ring transistors feeding
it. This requires that the enabling pulse fed to the gate be of less
aiiplitude than that available from any matrix pole for a specified
audio input. Then, the enabling pulse must drive the transistor into
voltage saturation since, in this way, the collector impedance is low.
Means for combating the effect of saturation on the output waveform are
required /H^ /• Shown in Figures 31 and 32 are two equivalent methods
using reverse bias. The action here is to increase minority carrier
recombination during storage, reducing both the storage time and the
storage decay rate. Figure 33 shows a small emitter resistance
employed to produce a reverse bias condition during storage and
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accomplish the result of Figures 31 and 32 in the same fashion. Figure
3^ uses an input capacitor to differentiate both the leading and trail-
ing edges of the input pulse. The trailing edge peak is such as to
reverse bias the input junction and decrease the storage time by
increasing recombination.
The last major consideration is that of having sufficient
enabling pulse current fed into the gate from the ring source available.
This problem becomes twofold in that it dictates a required current
input setting the value of the matrix resistances. The matrix resist-
ances must not overload the ring collectors, stopping ring count, and
must not permit interaction between the ring collectors, giving faulty
ring count. Then the saturating, gate circuit input current should be
small so that the matrix resistances can be large.
There are two types of gate circuits applicable here, dependent
on the manner of variation of the output current and not upon the type
of switch, whether series or shunt. Both types depend on operation
along the saturation line, as will be explained. These two types are
the symmetrical and the non-sjrmmotrical gates, employing a junction
transistor.
Basicly, there are two kinds of j\mction transistors: the grown
junction transistor and the alloy junction transistor. The grown
junction may be pictured as having a sort of sandwich type construction
with emitter and collector junctions having equal areas. Three major
dii'ferences distinguish the emitter junction from the collector junction;
28

(1) The {^ain in the forward direction (nominal connection) is {greater
than that in the reverse direction; (2) The emitter junction shows
Zenner breakdown at much lower potential differences (photograph //2);
and (3) The emission efficiency (for the most part dependent on the
ratio of hole densities in the two regions) is larger for the emitter
junction /~7 J*
The alloy junction transistor has a collector junction area
several times larger than the emitter junction area. Holes from the
emitter have a larger target area to hit than holes emitted hy the
collector. In the order of ^^% of the holes emitted by the emitter
cross the base region to the collector junction whereas the percentage
is reduced in the opposite direction /~"7 /•
In the non-symmetrical gate, the basic requirement that the output
PAM be dependent only on the amplitude of the audio input and not at
all on the input enabling pulse, requires that a linear relationship
exist between the audio and the output current. On a curve of I vs.
Vc, this is represented by a line through the origin of coordinates.
On the output characteristics of a transistor there is only one line
which approximates this condition. Thus, operation must be entirely
along the voltage saturation line as shown in Figure 28. The amount
of base cur 'ent required is that corresponding to saturation for the
largest audio sviing. During the five ^sec interval, the audio may
have peak amplitude at any tine. Therefore, the current input must be
a five jx-'^ec, pulse of this L max. value. The output current variation
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for the audio input will be as shown in Figure ?.Q, This current Hows
through the load indicated by the load line. The circuit requires tliat
the transistor be biased in the usual manner and then there will be a
pulse output, indicated by I^ mean' ^i'^-h no audio input. This points
up the major drawback for this type of operation—the amplitude of
I jyiean ^^ ^ function of the saturation resistance (slope of the
voltage saturation line) of the particular transistor used in the
circuit. This variation would shift the output amplitude of any
specified audio input and then, to have a fixed level output for zero
modulation, some sort of gain control would have to be employed. This
requires 2k controls to set when changing transistors and, in addition,
considering that the a^^^ of the transistor changes with age, temperature
etc., the required continuous adjustment makes the scheme unusable.
In the syminotrical transistor, the emitter and the collector are
identical and hence can interchange functions readily /~ll /, When
base input is used, the base current vjill flov; in the base-emitter
circuit. Since emitter and collector can interchange functions, the
base current path can change depending on the potentials of tlie
collector and the emitter. The load and polarizing potential in any
base input circuit can be anyi'jhere in the collector-emitter circuit
and the trinsistor v/ill operate. Shifting the polarizing potential from
the collector to the emitter does req\iire additional adjustment of the
base-emitter circuit for proper bias but this is secondary to present
considerations. The operation of a symmetrical gate is depicted in
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Figure 29 and the considerations for I^^ j^^^j.^ are as stated in the
discussion of the non-symmetrical gate. Mow I^ mean ^^ zero and no
output control is necessary to produce a PAM output which is a linear
function of the input audio signal when I^^ max. ^^ large enough to
produce saturation for the greatest audio swing used.
When an enabling pulse is fed into the gate, its action on the
characteristics is to move the operating point from its cutoff position
(determined by the audio voltage level), up the load line and on to
the voltage saturation line. With changing audio polarity, the trans-
istor changes from the grounded emitter configuration, for a positive
polarity, to the grounded collector configuration, for a negative
polarity. There is a period at beginning of each pulse when the gate
transistor is not in the voltage saturation state but is, instead, in
its normal operating state. The output response to a pulse input will
exhibit I delay in coming on, rise time decay, storage time, and fall
time decay.
Since the output impedance for the common collector configuration
is considerably lower than that for the common emitter coni'iguration,
the rise and fall times will be considerably less for the negative
portion of the output /~10 /• This effect will not be as noticeable
at low audi :> levels as it is at high ones. The input impedance of the
common colljctor configuration, on the other hand, is considerably
higher than that of the common emitter configuration /~L0 /• This
vjill result in less base current input to the common collector })olarity
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for a given voltage level at the matrix pole. If the voltage available
at the matrix: pole were a true pulse, the base current would instantly
be at its peak value and the transistor woiild be in the voltage
saturated state for any level and polarity of audio not requiring more
than this current input. The voltage available, however, exhibits a
rise time decay at the start of its five |isec period. This will cause
a great reduction in the base current input until the necessary voltage
level is reached to supply the base current for voltage saturation.
V/hen the matrix pole output has reached a constant level, a.c. condi-
tions will no longer apply and the input impedance of the gate will
become so small that it has essentially no effect in determining the
current input for either polarity audio. The rise time associated
with the output circuit of the gate will then become effective if the
transistor is not yet in voltage saturation.
The result of the high gate a.c. impedance will be a reduction in
the useful output period corresponding to a delay in the gating action.
The delay period will be the sum of the rise time of the matrix pole
voltage and the diffusion time lag of the gating transistor. These
adverse effects will be extremely noticeable at high audio levels and
essentially non-existent at low audio levels.
V/ith operation along the saturation line, symmetry is required only
insofar as jqual base current inputs for the two connections permit
equal collector voltage swings. Poorly balanced transistors could be
used in the gate, although inefficiently. The occurrance of the
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Zenner brQakdown at lower voltage in the reverse connection is unjjnpor-
tant in this application, due to operation entirely along the volta^-^^e
saturation line.
With these considerations in mind, the symmetrical type gate was
chosen. The use of one load posses an additional problem. The outputs
of the 2I4 gates must all feed one input which is a way of saying that
there must be one load common to all 2k gates. This requirenc3nt
immediately eliminates the use of a shunt t^^^e gate with common load
because there viould be one gate on at all times and this would
approximate a short circuit continually across the load. An isolation
type circuit commonly knoiKm as a "or" gate could be used between the
gates and the modulator but again this is a transistor amplifier whose
output (which is PAM) would be a function of the gain of the particular
transistor used. Actually the input circuit of the "or" gate is the
essence of what is required and it could be used alone before a load
such as a transmitter input circuit. The scheme would be as shown in
Figure 30. The drawback to this is that proper isolation is required
to hold down crosstalk and large values of R. are indicated. These
will attenuate the PAM input to the load,
DESIGN OF GATE CIRCUIT
The open circuit output of each ring collector is, on the average,
eight volts. These voltages are added, through series matrix
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resistances, in a lower rtian.stance load, Allowinf; ii..3' volts per
collector (3.3' volts required) for the turn-on function in tlie ring
leaves available 3,3' volts at each collector. The current resulting;
will flow throu,";h two paths: the 2.? K collector load to a.c.
ground, and throu^jh the matrix resistance and the gate input circuit
to p;round.
Measurements taken on symmetrical transistors ,o;ave the folJ.owinn;
results: r^ = 85 ohms average and (r^ -. r^^ . r^ ^
^ex^saturated
=
29 ohms average, Figure 35 /~\ /• The subscript "x" stands for the
extrinsic resistance; that portion which is not directlj'" connected
with transistor action (junction resistance) but is, instead, represent-
ative of emitter and collector resistivities, VJhen in saturation, r
' c
is very low, being on the order of one olim /~1). J, Then chosen values for
the design are; Pg^ = r,^^ " ^ ohms, r^, = 1 ohm, r^ == 18 oluris, and
r^ =» 83 olims. These are at least correct in the sujn and are correct
in relative order of magnitude. The exact values are functions of the
particular transistor and the particular operating conditions. Their
functions in the calculations permit some approximations to be made.
For the circuit of Figure 36, the equivalent input circuit for
positive polarity audio at the collector (common emitter conl"iguration)
is shown ii Figure 37 and that for negative polarity audio at the
collector ( ..ommon collector configuration) in Figure 38, The input
impedanc ; is of importance here only insofar as it indicates the matrix
loading and the current flow into the base of the gate transistor.
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noting the d.c. level at the base for the two conditions, matrix
driven and open lead to the matrix, V/ith the d.c. level difference
of O.lj. volt at the top of the 6^ Kfl resistor and the duty factor of
2Uj the input current was ll|l [i a pulse. With this base current input,
the followinp; figures were obtained on the idealized characteristic,
Figure $: maximum possible audio voltage across the transformer
secondary (1^6^ equivalent load) for saturated operation was )4.17
volts peak, collector current was [|..0 ma peak, and output voltage was
h»0 volts peak. The base current measured by the base input waveform
voltage (photograph /rh) across the input circuit was 120 [aa using
average value parameters in the calculations. This difference in base
current indicates that the assumed average values of base and emitter
transistor resistances were slightly in error when compared to the
values for a particular transistor. Under these conditions, for linear
modulation in the positive and negative directions, the audio swing
used was 2.2 volts peak. This gave an output voltage swing of 3.7
volts peak to peak corresponding to a collector current of 1.85 iria
peak. The following time measurements were made (photograph f/^)
:
Rise time (positive) l.li ^.isec.
Rise time (negative) 0.9 ^isec.
Fall time (positive) 1,6 [isec.
Fall time (negative) 0,6 |isec.
Storage tirae 0,2 ^isec.
Starting delay (positive) 0,6 [.isec.
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impedance gate circuit input for about one ij.soc. At one p,sec., with
*^cb
^ ^'^> Rj„ = 10 KA and I^^^ max = 100 (.i,a,: Ij^^^ (comjnon collector
polarity) = 16.0^ |j.a. and I^^ (coranon emitter polarity) = 66.2 [xa. At
this time, the positive polarity output should be in its rise time
period and the negative polarity output should have started rising for
low level audio and still 'be in the delay time lor high level audio.
A Hewlett Packard model 200--C or 202~D audio oscillator, used to
simulate the audio input, can supply a swinf^ of ^.^ volts peak across
a 200-^ resistor shunting the secondary terminals of a 1 to 1 trans-
former. Use of a load resistance of 1 KA gives a 6 volt peak to peak-
gate output (photograph #3) at base current input of 100 [xa and audio
input of 2.93 volts peak. Use of a common load resistance with one
end tied to ground placed the bias arrangement on the input circuit.
Figure 39 is <'in ideal version of the avorage collector forvjard
and reverse characteristics showing the .03^ collector to emitter
potential difference needed to initiate collector currant flow (photo-
graph //b'). It shows that saturation over the entire swing will result
from a base current input greater than or equal to 100 ^a. Using
Figure 39> the distortion, in the center two psec of a five ij.sec
channel, due to (1) the break in the saturation line (photograph ^/3)
and (2) the L>^ flow was computed by a five point analysis of the
output wave for audio voltage swing of 1.167"^. The third harmonic
distorti ..n (which, by this analysis, is the total distortion) vras one •
percent. Figure UU represents the inout and output wavefonns used for
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impodance gate circuit input for about one |j,sec. At one [j.sec., with
'^cb ' 25, R^ = 10 KA and I^^ max = 100 ^a.: 1^^ (coiranon collector
polarity) = 16. 0^ |j.a. and I^^ (coranon emitter polarity) = 66.2 ^a. At
this time, tha positive polarity outpiit should be in its rise time
period and the negative polarity output should have started rising for
low level audio and still 'be in the delay time lor high level audio.
A Hewlett Packard model 200-C or 202-1) audio oscillator, used to
simulate the audio input, can supply a swing of ^j'.^ volts peak across
a 200 n resistor shunting the secondary terminals of a 1 to 1 trans-
former. Use of a load resistance of 1 Kil gives a 6 volt peak to peak
gate output (photograph #3) at base current input of 100 |j.a and audio
input of 2.93 volts peak. Use of a cornjnon load resistance with one
end tied to ground placed the bias arrangement on the input circuit.
Figure 39 is an ideal version of the a virago collector forvjard
and reverse characteristics showing the .03^ collector to eniitter
potential difference needed to initiate collector current flov; (photo-
graph //5). It shows that saturation over the entire swing vjill result
from a base current input greater than or equal to 100 ^la. Using
P'igure 39, the distortion, in the center two [isec of a five ^sec
channel, due to (1) the break in the saturation line (photograph r'/3)
and (2) the L,^ flow was computed by a five point analysis of the
output v/ave for audio voltage swing of 1.167"^. The third liarmonic
distorti.m (which, by this analysis, is the total distortion) vras one •
percent. Figure /4O reprs;sents the incut and output v;avefonns used for
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the five point analysis.
Cross modulation distortion will result from the I ^ flow of the
remaining 23 gates through the conimon load. Since all the "off" gates
are heavily reverse biased, the flow in each gate will approach I„^
and v/ill be of a polarity determined by the audio voltage. The average
unit Ij,Q is one |j.a for six volts collector voltage and the worst
condition would be 23 p.a in the one K-A load. This d.c. level in the
ontpiit waveform gave a total even harmonic distortion of 3.0^^ (by
the five point analysis with the drive conditions used to compute the
distortion due to non-linear voltage saturation line for 1.16^"^ peak
audio input). Under these circumstances, the total distortion is
3.21/a. The distortion due to I_. flow can be greatly reduced by
increasing the audio drive and at the same time increasing the base
current input to the gate. The figure of 3.21/j represents the worst
anticipated operating conditions during the center two [jisec of the
channel.
RESULTS am CONCLUSIONS FOR GATE CIRCUIT
The results for a single gate were obtained in the following
fashion: the transistor used has a reverse connection gain equal to
95'!? of itn forward connection gain; a separate source was used to
bias the gate, providing accurate control of the saturation current;
and the gate was matrix driven. Base current input vias measured by
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noting the d.c. level at the base for the two conditions, matrix
driven and open lead to the matrix, V/ith the d.c. level difference
of 0,k volt at the top of the 68 KA resistor and the duty factor of
2[i, the input current was II4I \.i a pulse. With this base current input,
the following; figures were obtained on the idealized characteristic,
Figure 5: maximum possible audio voltap.e across the transformer
secondary (1^6A equivalent load) for saturated operation was U.l?
volts peak, collector current was l[.0 ma peak, and output voltage was
I4.O volts peak. The base current measured by the base input waveform
voltage (photograph /rh) across the input circuit was 120 [la using
average value parameters in the calculations. This difference in base
current indicates that the assumed average values of base and emitter
transistor resistances were slightly in error when compared to the
values for a particular transistor. Under these conditions, for linear
modulation in the positive and negative directions, the audio swing
used was 2.2 volts peak. This gave an output voltage swing of 3.7
volts peak to peak corresponding to a collector current of 1.85 nia
peak. The following time measurements were made (photograph //$)
:
Rise time (positive) l»k i-isec.
Rise time (negative) O.9 |.isec.
Fall time (positive) 1.6 jisec.
Fall time (negative) 0.6 |j.sec.
Storage time 0.2 ^.isec.
Starting delay (positive) 0.6 [.isec.
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starting delay (nep;ative) 1 [isec.
Since, the entire top of the ideal audio pulse level will probably
not be utilized in the load, it was arbitrarily decided to use oaly
one ij.sec on either side of channel center. The useful portion of the
pulse output is then from 1,5 \iseo to 3*3' ^isec. The distortion in a
channel jjitroduced by modulation of the previous channel is due to the
positive portion of the decay including the storage time. The decay
was completed by 1.8 |j.sec leaving 0.3 [isec distortion time. The
distortion in voltage level at the beginning of this 0.3 (j-sec period
was 1.52y^. The rise time portions of a channel introduce further
distortion. The positive rise was completed by 2.0 |j.sec resulting in
a voltage level distortion of h.29% at the beginning of the 1.^ |j.sec
useful interval. The negative rise was completed by 1.9 psec giving
a distortion of 6,3'^% at the same point ciue to its longer delay time,
even though the decay was faster. There is no distortion ab t>ie end of
a channel since the transistor is saturated up to and beyond the cutoff
point.
Measurements taken on channels 10, 11, and 1?, which are time wise
adjacent to each other, indicated no voJ.tage level distortion resulting
from storage and decay in the previous channel. This is due to the fact
that whether a channel is being modulated or not, the base current pulse
is still present and makes the collector circuit of that channel a low
impedaroe path to ground shunting the one KH load resistor. This
shunting impedance consists of the transformer secondary impedance to
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a five |j.sec pulse in series with the "on" gate collector circuit
impedance. The total impedance is UO -A and the result of its shunting
is to show only 3«8ii;;^ of what would be seen in an open time interval
following the gate period. The shunting did not affect the storage
time but cut the decay time to 0.^ [i sec. 1/Jhen the matrix feeds
several channels with one biasing potential source, the base curi-ent
input is seriously reduced. This is because the outputs of each matrix
pole are not identical in amplitude. The bias must be set at a value
which will pass the v/anted five ^sec interval for the least output
araplitude pole and not be so small that it passes some unwanted
intervals at high output amplitude poles or the spikes atop these






DISCUSSION OF MATRIX DISTRIBUTOR
A method for obtaining 2k consecutive outputs, which recycle
upon completion of each cycle, is to matrix the outputs of two ring
counters /~2__/. The rings may take on different forms in the number
of elements of length, provided the product of the nuraber of outputs
of one ring lahd the number of outputs of the other is 2k» Specifi-
cally, the following arrangements can be used: (1) one by 2ii, with
one drive rate* (2) two by 12, vjith three possible means of operation
(a) the 12 ring driven four times as fast as the two ring, (b) the
12 ring driven two times as fast as the two ring, or (c) the two ring
driven two times as fast as the 12 ring; (3) three by eight, with
both rings driven at the same rate; and (U) four by six, with the six
ring driven two times as fast as the four ring. Demonstration of the
firing order and the recycling follows the same principles for each
arrangement. For demonstration purposes, only the calculations for
the four by six arrangement are included.
To arrive at the firing order of the matri>: poles in the four by
six arrangement, assume a unit amplitude ring collector output. With
time in |j,sec., the outputs of the collectors of the six ring are:
# 1 [^i(t) - u(t-^)J + [u(t-30) - u(t-35)] + [u(t-60) - u(t-65)J
// 2 [Li(t-5) - u(t-lO)] + lu(t-35) - u(t-iiO)]+ -t- + f+
. // 3 u(t-lO) - u(t-l5) 4-, -t- + ^+





// $ u(t-20) - u(t-2!^) + 4. + f+
# 6 u(t-25) - u(t--30) + -H + ++
The outputs of the collectors of the four ring are:
# 1 (u(t) - u(t-10)|
// 2 u(t-lO) - u(t-2U) + + + ++
// 3 u(t-20) - u(t-30) + + + ++
,f k u(t-30) - u(t-)40) + + + ++
Matrix algebra shows that:
+ + + f+







= ru(t) - u(t-lO)
11
»
12' 13' 111' 15' 16'
21' 22' 23' 2U' 25' 26'
31' 32' 32' 3I4' 35' 36'
[ill' U2' li3' iili' ii5' ii6j
u(t) - u(t-5]l
u2(t)
- u(t)u(t-5) - u(t-10)u(t) + u(t-5)u(t-10)
= 1 for = t == 5 since -
u^(t) = u(t) - before t = 0, 1 after t =
u(t)u(t-5) - before t = 5, 1 after t = 5
u(t)u(t-10) = before t = 10, 1 after t = 10
u(t~3')u(t-10) 3 before t = 10, 1 after t = 10
Another example
:
26 u(t-lO) - u(t-20; u(t-50) - u(t
tJjTies
-60^]
= 1 f or 55 = t = 60
I u(t-25) - u(t-30)J + [u(t-55) - u(t-60)1 >
- 4- = An
i;2

The firing order before complete recycling is
:
1' 2' 3' U' b'' 6»
1 1 2 9 10 17 18
2 19 20 3 U 11 12
3 13 Hi 21 22 ^ 6
k 7 8 li; 16 23 2ii
The output of any particular pole is one during a five [jisec.
period, occurring once every 120 \isec. The frequency of a pole
output is 1/120 times 10'-* = 8.33 kcs,, which is the sampling rate.
The elements within the matrix are connected to the matrix
poles. These elements may be resistors and/or diodes, since isola-
tion between the various inputs is required to ensure proper input
circuit operation. One scheme is a diode from each input to each
pole with the equivalent load resistance, which might be at a
different d.c. level, possibly isolated by another diode. Another
scheme is a resistor from each input to each pole and the equivalent
load resistance probably isolated by a diode, as before. The scheme
selected does not require any diodes and this one fact led to the
choice. The avoidance of diodes here is afforded by the fact that
the gate acts as a diode, when viewed from the matrix pole. The
scheme is shown in Figure 9.
1*3

DESIGN OF MATRIX DISTRIBUTOR
The output loads the matrix pole by approximately 20 K iT when the
gate is off and by 107/1 when the gate is on. From the a.c. equiva-
lent circuits, the heaviest loading is imposed on a ring counter
collector when it is driving its own gate "on". With H^ = Five KA
,
the load on a six ring collector is 558/1 when its gate is "on" and
the load on a four ring collector is 750 H when its gate is "on".
The two ring collectors driving an "on" gate will supply equal
voltages to the load at different currents, due to the different load-
ing imposed on each. Reliably, seven volts can be taken, 3 •5 volts
from each collector, to drive the matrix and gate, leaving enough
collector voltage swing to perpetuate ring count. This supplies
176 n a. gate base current from the six ring and 237 \i a. gate base
current from the four ring. The total available base current is
iil3 Ma.
With R^ = 6.8 K n , the six ring collector load is 558/1 and the
available base current is 130 |j, a. At the same tine, the four ring
collector load in 895/1 and the available base current is 208 (j.a.
The total available base current for tliis value of R^ is 338 [j, a.
The v.^riation of input current with value of matrix resistance,
R^, is linear in the region of reasonable current inputs because
the ea^ ivalent loads do not change and there are no additional con-
siderations to change the assumed available collector voltage.
kh

Figure kl shows the variation and is used to select the value of
matrix resistance from considerations of maximum required base
current. A value of 9.1 KjQ for R^ giving an available base current
of 260 |j, a. on this curve will meet the base current requirements
and serve as sufficient isolation between ring collectors.
RESULTS A^© nOMCLUSIOI^B FOR MATRIX DISTRIBUTOR
At a matrix pole, the outputs of the four ring and six ring
collectors were observed to be seven volts peak as compared to the
designed eight volts peak. The sum of the outputs at the unloaded
matrix pole was 12,5 volts peak instead of the computed I6 volts
peak. This limited the useful output to $,$ volts peak. The design
was for a useful output of seven volts peak, corresponding to 3«5
volts per collector. Photograph jf6 shows a typical output at an
unloaded matrix pole. When the gate circuit was placed as a load on
the matrix pole, the output peak was reduced as far as the seven
volt level by varying the gate bias level. V/lien several gates v;ere
operated from the poles, the peak level moved up in accordance with
bias consideration for the gates. Photograph #7 shows a typical
matrix pcle output driving a gate when five gates were loaded on the
matrix. It shows that by no means all of the available 5«5 volt
level was utilized.
Both photographs #6 and #7 show the presence of spikes in the
U5

matrix pole outputs. These spikes are in no way connected vdth the
operation of the matrix, but instead are due to input turn-off
pulse feed-through in the collector circuits of the ring drivers. The
presence of these spikes reduced the useful output to 2,S volts peak
at a pole. This was because the spikes could actuate a gate and
amplitude modulation would be observed in the gate output. On a
computational basis, with the useful 2.5 volts level, the possible
current feed into the base of the t:^ate circuit was 78.5 (iS. The
actual current feed was observed to be 70 ^ a. under conditions of
no modulation by the spikes. This low current feed reduced the
output possibilities of the gate circuits but this v/as necessary to
avoid the spike feedthrough. Part of the spike feedthrouf^h is due
to the action of the ring counter and part is due to the poor grounds
in the system. The model from which the xvavefomis were taken was
only a breadboard model and not a finished product, accounting in
part for the poor grounding problem, though large bypass capacitors
were inserted to help this situation.
The interaction of the vraveform on one ring collector, due to a
pulse on another ring collector, is negligible. VHien both collectors
feeding a matrix pole are "on" together or "off" together, there
should be no interaction because they are at the same voltage level.
No interaction was observed. When one collector is "on" and another
collector is "off", some interaction should be present, v/hether the
gate is loading the circuit or not. The effect of the six: ring
he

variation on the four ring collector wavefoira was to produce a
small step of amplitude about 2,'% of the four ring collector wave-
form amplitude. The effect of the four ring collector changes on
the six ring collector waveform was negligible.
The matrix provides excellent isolation between the driving rings.
Were it not for the presence of the unwanted spikes in the collector
waveform, sufficient base current would be available to drive the
gates to a large audio output by utilizing more of the matrix pole
voltage level. VJhen one gate is fed and there are no other gates
in the circuit, and, furthermore, when the action of the spikes is
ignored, sufficient output is obtained from the matrix pole to drive




SYSTEM RESULTS kW CONCLUSIONS
In the majority of PAM systems produced in the past, the output,
though exhibiting accurate level control relative to the no-modulation
level, is a function of the f^ain of the gating device. This system
has its no-modulation output level at ground potential. The output
levels for positive aixi negative inputs are solely a function of the
value of the resistance represented by the slope of the voltage
saturation line for the gating transistor and the 0,03 volt starting
potential associated vjith germanium transistors. The PAM wave is
practically an exact reproduction of the sampled audio input. If it
is desired to have the modulated pulses of the same polarity at any
specified zero modulation level, as is the case when PAM is converted
to PWl^I or PPM, a fixed d.c. level may be added to the output.
The parameters of the gating transistor are not critical. The
gain (a .) is of small importance as long as the transistor can be
operated in the voltage saturation state by the available enabling
pulse. The symmetry is a function of the gains of the two configura-
tions used and during the constant output portion of the gating
interval a high percentage of symmetry is desirable. The aistortion
introduced by the gate during the "constant output" portion of its
interva^ is very sm,all and has essential dependence on the 0.03 volt
energizing requirement. The gate transistor will exhibit smaller rise
I48

and f.-aJ.! timos v;h(.;n a hij';hor iroquuncy transistor is uaud , vSlLicon
transistors, thoiAgh available having ,";ood hi^^li Irequency charactericjtnco,
do not exhibit any acceptable degree of symmetry (pliotop;raph ,''"&), The
possible use oi' lovj- load resistance with s'.iioll output level chanf^e or
high load resistance ^^rith large output level chan'^e reives versati] ity
of load requireraents.
A good gating transistor might be defined in this way: a
,
,
fonmrd connection, = I4O; a^, reverse connection, = 23'; degree of
symmetry = 62.5'.^; frequency cutoff = 6 mcs.; and the transistor, an
N-P-M, grovm .junction tvpe.
The ring counters would better perform their function of supplying
the enabling pulse if high freq\iency iunction trans j.stors were used. A
transistor such as that used in the flip-flops would have an essentially
square leading edge corner when driven into saturation. The operation
of these units in saturation would not place uuciue requirements on the
amplitude of the turn-off pulse since junction transistors require less
base current input for switching operation than point contact transistors,
The square leading edge corner would, to a large extent, eliminate the
starting delay of the gating circuit. The spikes, present in the ring
counter outputs, xrould not be there were junction transiabors used.
Use of juMction transistors would require tv;ice as many tr-^nsistors as
use of po'int contacts, but the iu.nction transistors have low j
compared to the point contacts and this would considerably enhance




The resistors used in the matrix are larf^er than necessary for
isolation purposes. Use of smaller resistors would provide additional
output current reducing the symmetry requirements for the gatinr;
transistors. The value of the matrJ-X resistors has a linear variation
with the output current because those resistors are normally much
greater than the input impedance of the p,ate circuit during the
constant output portion of the gate interval.
photograph jf^ shows the output waveform for five channels of the
total 2i| being modulated. Channels 12 and 18 show the poor trailing
edge decay into the follovjing time interval which is not "gated".
The second half of this photograph shows the improvement in channel
decay afforded by having all 2U. channels "gated". Here channels 11
and 17 decay into "unmodulated gated" channels 12 and 18 resulting in
superior cutoff of the modulated channels. Wo modulation is used in
order that the effects of channels 12 and 18 on the decay rate may be
observed. The useful period of modulation, occurring between two p,sec
and five [isec, is limited in the beginning by delay and rise time
effects. The channel decay into an "ungated" interval uses 1.8 \i.3ec of
that interval due to storage and fall time effects, whereas the decay
into a "gated" interval uses only O.U psec of that interval due to the
same effv3cts. The storage time is essentially uneffected by the
presence of a following "gated" interval, as is expected, since nothing
has occurred to change the recombination rate of minority carriers.
^0

The decay time has been greatly reduced, however, due to the shunting
effect of the following "gated" interval collector circuit impedance.
The timing accuracy of the system shows an average starting delay of
0.5 |j.sec referred to the initiation of rise in the matrix pole output.
The matrix output is accurately controlled by the turnoff pulses which
derive their basic timing accuracy from the crystal controlled
oscillator. The average insertion loss to the audio input is 3,3% for
the five gates output. This is less than the computed average loss of
lU.3^.
In conclusion, it is felt that this system is a highly competetive
one in the field of PAM. The use of .junction transistor ring counters,
though at least doubling the number of ring transistors used, will
vastly improve performance and permit high temperature operation. In
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Matriic Configuration
Figure 9
( all resistors = R,^ )
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Cut- f\ Trans- i Saturation
off ' it ion
Typical N curvu-Pt. contact trans. ;jq,ckt.-Pt. contact trans, in cut-ort'










Eq#ckt.-Pt. contact trans. -saturation Bistable ckt. using non-linear emitter load









Eq • ckt , -Ft . contact trans , -trans ition
Figure 21
— diode load line




















































Base input Output PNP (shunt)
— <-
Output NPN (series)







































Gate circuit with reverse bias (1)
Figure 31
Pulse
^..,-,,. Rtin - |:X, ; ^ ^^L
(Bias k Polarizing voltage














































N-P-N symmetrical gate equivalent input





K-P-N symmetrical gate equivalent input




























j Ideal transistor saturation line
Expanded portion of the foreward and reverse collector
characteristics for an aveatage ZJ6 transistor
Figure 39




Waveforms from figure 39 used
























Four Ring Collector - open
circuit output
time - 1 div. - 10 |aaec.
amplitude - 1 div. 2,^ ^
(polarity inverted)
(time increases to rip.ht)






Voltage - 3 div.- 1 volt (horiz)
Current - 3 div. - 1 ma, (vert)







Voltage - 3 div ».l volt (horiz)
Current - 2.^ div » 1 i.ia (vert)
Stops of I^ =- 25 ma.
Symmetrical Transistor -
(expanded voltage scale)







time - 2 div. 5 [isec.
amplitude - k div, =• 3.7 ^
(polarity inverted)





time - 1 div. » 1 [asec.
amplitude - k div. =• 3.7 ^
(polarity inverted)
(time increases to right)
Output Wavoform






Output - Pole # 1
time - 1 div, => 20 usee,
amplitude - 1 div. =» 2.^ ^
(polarity inverted)
( time increases to right)




Output - pole # 17
time - 1 div. = 20 [isec.
amplitude - 1 div. = 2,$ ^
(polarity inverted)
(time increases to right)






voltage - 3 (iiv, = 1 volt (horiz)
current - 3 div. = 1 ma, (vert)






Output Waveform for Five
Gate Circuits
# 10, 11, 12, 17, 18 modulating
time - 1 div. = $ |isqc.
amplitude -Idiv. "2,5^
(polarity inverted)
(time increases to right)
# 10, 12, 17 modulating -
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